## 120MHz, Low Power, 8 x 8 Video Crosspoint Switch

The HA456 is the first $8 \times 8$ video crosspoint switch suitable for high performance video systems. Its high level of integration significantly reduces component count, board space, and cost. The crosspoint switch contains a digitally controlled matrix of 64 fully buffered switches that connect eight video input signals to any, or all, matrix outputs. Each matrix output connects to an internal, high-speed ( $200 \mathrm{~V} / \mu \mathrm{s}$ ), unity gain buffer capable of driving $400 \Omega$ and 5 pF to $\pm 2 \mathrm{~V}$.

For applications requiring gain or increased drive capability, the HA456 outputs can be connected directly to two HFA1412 quad, gain of two video buffers, which are capable of driving $75 \Omega$ loads.

This crosspoint's true high impedance three-state output capability, makes it feasible to parallel multiple HA456s and form larger switch matrices.

## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| HA456CM | 0 to 70 | 44 Ld | N44.65 |

## Features

- Fully Buffered Inputs and Outputs $\left(\mathrm{A}_{\mathrm{V}}=+1\right)$
- Routes Any Input Channel to Any Output Channel
- Switches Standard and High Resolution Video Signals
- Serial or Parallel Digital Interface
- Expandable for Larger Switch Matrices
- Wide Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 120MHz
- High Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . 200V/ $\mu \mathrm{s}$
- Differential Gain and Phase . . . . . . . 0.05\%, 0.05 Degrees
- Low Crosstalk at 10 MHz $-55 d B$


## Applications

- Professional Video Switching and Routing
- Security and Video Editing Systems


## Pinout



## HA456 Functional Block Diagram



## Pin Descriptions

| NAME | FUNCTION |
| :---: | :---: |
| NC | No connect. Not internally connected. |
| D1/ SER OUT | Parallel Data Bit input D1 for Parallel Programming Mode. Serial Data Output (MSB of shift register) for cascading multiple HA456s in serial programming mode. Simply connect Serial Data Out of one HA456 to Serial Data In of another HA456 to daisy chain multiple devices. |
| DO/SER IN | Parallel Data Bit Input D0 for Parallel Programming Mode. Serial Data Input (input to shift register) for serial programming mode. |
| A2, A1, A0 | Output Channel Address Bits. These inputs select the output being programmed in parallel programming mode. |
| IN0-IN7 | Analog Video Input Lines. |
| DGND | Digital Ground. Connect both DGND pins to AGND. |
| EDGE/LEVEL | A user strapped input that defines whether synchronous channel switching is edge or level controlled. With this pin strapped high, the slave register loads from the master register (thus changing the switch matrix state) on the rising edge of the LATCH signal. If it is strapped low (level mode), the slave register is transparent while LATCH is low, passing data directly from the master register to the switch state decoders. Strapping EDGE/LEVEL and LATCH low causes the channel switch to execute on the WR rising edge (not recommended for serial mode operation). |
| V+ | Positive Supply Voltage. Connect all V+ pins together and decouple each pin to AGND (Figure 2). |
| SER/ $\overline{\text { PAR }}$ | A user strapped input that defines whether the serial ( $\mathrm{SER} / \overline{\mathrm{PAR}}=1$ ) or parallel $(\mathrm{SER} / \overline{\mathrm{PAR}}=0)$ digital programming interface is being utilized. |
| V- | Negative Supply Voltage. Connect both V- pins together and decouple each pin to AGND (Figure 2). |
| WR | WRITE Input. In serial mode, data shifts into the shift register (Master Register) LSB from SER IN on the WR rising edge. In parallel mode, the Master Register loads with D3:0 (iff D3:0=0000 through 1000), or the appropriate action is taken (iff D3:0=1011 through 1111), on the WR rising edge (see Table 1). |
| LATCH | Synchronous Channel Switch Control Input. If EDGE/ $\overline{\operatorname{LEVEL}}=1$, data is loaded from the Master Register to the Slave Register on the rising edge of LATCH. If EDGE/LEVEL $=0$, data is loaded from the Master to the Slave Register while LATCH $=0$. In parallel mode, commands 1011 through 1110 execute asynchronously, on the WR rising edge, regardless of the state of LATCH or EDGE/LEVEL. Parallel mode command 1111 executes a software "Latch" (see Table 1). |
| $\overline{\mathrm{CE}}$ |  |
| CE | Chip Enable. When $\overline{C E}=0$ and $C E=1$, the WR line is enabled. |
| OUT7-OUT0 | Analog Video Outputs. |
| AGND | Analog Ground. |
| D3 | Parallel Data Bit Input D3 when SER/ $\overline{\operatorname{PAR}}=0$. D3 is unused with serial programming. |
| D2 | Parallel Data Bit Input D2 when SER/ $\overline{\mathrm{PAR}}=0$. D2 is unused with serial programming. |

## Absolute Maximum Ratings

Supply Voltage (V+ to V-) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 V
Positive Supply Voltage (V+) Referred to AGND. . . . . . . . . . . . . . 6V
Negative Supply Voltage (V-) Referred to AGND . . . . . . . . . . . -6V
DGND Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AGND $\pm 1$ V
Analog Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm$ VSUPPLY
Digital Input Voltage. . . . . . . . . . . . . . . (V+ + 0.3V) to (DGND - 0.3V) ESD Rating

Human Body Model (Per MIL-STD-883 Method 3015.7) . . . . 1.5kV

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PLCC Package | 47 |
| Moisture Sensitivity (see Technical Brief TB363) |  |
| PLCC Package. | Level 1 |
| Maximum Junction Temperature | $.150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | C to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (Lead Tips Only) | . $300{ }^{\circ} \mathrm{C}$ |

## Operating Conditions

Temperature Range $\qquad$ Supply Voltage Range (Typical)
$\pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ (Note 2), Unless Otherwise Specified.

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { (NOTE 3) } \\ & \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | TEMP $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Gain | $\mathrm{V}_{\mathrm{IN}}=-1.5 \mathrm{~V}$ to +1.5 V , Worst Case Switch Configuration | A | 25 | 0.992 | 0.996 | 1.00 | V/V |
|  |  | A | Full | 0.99 | 0.995 | 1.00 |  |
| Channel-to-Channel Gain Mismatch |  | A | 25 | - | 0.001 | 0.004 | V/V |
|  |  | A | Full | - | 0.001 | 0.005 |  |
| Supply Current | All Outputs Enabled, $\mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, <br> Total for All $\mathrm{V}_{+}$(3) or V - (2) Pins | A | 25 | - | 68 | 80 | mA |
|  |  | A | Full | - | 71 | 83 |  |
| Disabled Supply Current | All Outputs Disabled, $\mathrm{R}_{\mathrm{L}}=$ Open, Total for All V+ (3) or V- (2) Pins | A | 25 | - | 47 | 65 | mA |
|  |  | A | Full | - | 47 | 67 |  |
| Input Voltage Range |  | A | Full | $\pm 2$ | $\pm 2.5$ | - | V |
| Analog Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | A | Full | - | 1.6 | 12 | $\mu \mathrm{A}$ |
| Input Noise ( $\mathrm{R}_{S}=75 \Omega$ ) | DC to 40MHz | B | 25 | - | 0.15 | - | $m \mathrm{~V}_{\text {RMS }}$ |
|  | $\geq 10 \mathrm{kHz}$ | B | 25 | - | 22 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Analog Input Resistance | DC | C | 25 | - | 4 | - | $\mathrm{M} \Omega$ |
| Analog Input Capacitance (Input Connected to One Output or All Outputs, Note 6) |  | B | 25 | - | 3.2 | - | pF |
| Output Offset Voltage | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Worst Case Switch Configuration | A | 25 | -18 | -6.5 | 5 | mV |
|  |  | A | Full | -20 | -7.5 | 6 |  |
| Channel-to-Channel Offset Voltage Mismatch |  | A | 25 | - | 2 | 11 | mV |
|  |  | A | Full | - | 4 | 13 |  |
| Offset Voltage Drift |  | B | Full | - | 20 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{~V}$ | A | 25 | $\pm 2.2$ | $\pm 2.48$ | - | V |
|  |  | A | Full | $\pm 2.1$ | $\pm 2.47$ | - | V |
| Output Resistance | Enabled, DC | B | 25 | - | 0.25 | - | $\Omega$ |
| Output Leakage Current (Including D1/SER OUT) | All Outputs Disabled, $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | A | 25 | - | 0.2 | 5 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | 1 | 10 | $\mu \mathrm{A}$ |

## Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, A G N D=D G N D=0 V, R_{L}=400 \Omega$ (Note 2), Unless Otherwise Specified. (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 3) TEST LEVEL | TEMP $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Resistance | Output Disabled | A | 25 | 0.6 | 15 | - | M $\Omega$ |
| Output Capacitance (Output Disabled) |  | B | 25 | - | 3.5 | - | pF |
| Power Supply Rejection Ratio | $\mathrm{DC}, \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | A | Full | 45 | 53 | - | dB |
| Digital Input Current (Note 5) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or 5 V | A | Full | - | - | 1 | $\mu \mathrm{A}$ |
| Digital Input Low Voltage |  | A | Full | - | - | 0.8 | V |
| Digital Input High Voltage |  | A | 25 | 2.0 | - | - | V |
|  |  | A | Full | 2.2 | - | - | V |
| SER OUT Logic Low Voltage | Serial Mode, $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | A | Full | - | - | 0.4 | V |
| SER OUT Logic High Voltage | Serial Mode, $\mathrm{I} \mathrm{OH}=-0.4 \mathrm{~mA}$ | A | Full | 3.0 | - | - | V |
| AC CHARACTERISTICS (Note 4) |  |  |  |  |  |  |  |
| -3dB Bandwidth (Note 6) | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=200 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ | B | 25 | - | 120 | - | MHz |
|  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | - | 70 | - | MHz |
|  | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | B | 25 | - | 50 | - | MHz |
| Slew Rate (Note 6) | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 200 | - | V/ $\mu \mathrm{s}$ |
| All Hostile Crosstalk (Note 6) | $10 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=1 \mathrm{~V}_{\text {P-P }}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | B | 25 | - | -55 | - | dB |
| All Hostile Off Isolation (Note 6) | $10 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=1 \mathrm{~V}_{\text {P-P }}$ | B | 25 | - | 70 | - | dB |
| Differential Phase | NTSC or PAL, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | B | 25 | - | 0.05 | - | DEG |
|  | NTSC or PAL, $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega$ | B | 25 | - | 0.05 | - | DEG |
| Differential Gain | NTSC or PAL, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | B | 25 | - | 0.05 | - | \% |
|  | NTSC or PAL, $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega$ | B | 25 | - | 0.02 | - | \% |

TIMING CHARACTERISTICS (See Figure 3 for More Information)

| Write Pulse Width High (twh) |  | A | Full | 20 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Pulse Width Low (twL) |  | A | Full | 20 | - | - | ns |
| Chip-Enable Setup Time to Write (tcs) |  | A | Full | 5 | - | - | ns |
| Chip-Enable Hold Time From Write ( $\mathrm{t}_{\mathrm{CH}}$ ) |  | A | Full | 5 | - | - | ns |
| Data and Address Setup Time to Write ( $\mathrm{t}_{\text {DS }}$ ) | Parallel Mode | A | Full | 20 | - | - | ns |
|  | Serial Mode | A | Full | 20 | - | - | ns |
| Data and Address Hold Time From Write (tDH) |  | A | Full | 25 | - | - | ns |
| Latch Pulse Width (tL) |  | A | Full | 40 | - | - | ns |
| Latch Delay From Write ( $\mathrm{t}_{\mathrm{D}}$ ) |  | A | Full | 40 | - | - | ns |
| LATCH Edge to Output Disabled (tofF) | Serial Mode | B | Full | - | 30 | - | ns |
| LATCH Edge to Output Enabled (ton) | Serial Mode | B | Full | - | 185 | - | ns |
| Output Break-Before-Make Delay (ton - toff) | Serial Mode | B | Full | - | 155 | - | ns |

NOTES:
2. For the lowest crosstalk, and the best composite video performance, use $R_{L} \geq 1 \mathrm{k} \Omega$.
3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
4. See AC Test Circuits (Figure 6 through Figure 9).
5. Excludes D1/SER OUT which is a bidirectional terminal and thus falls under the higher Output Leakage limit.
6. See Typical Performance Curves for more information.

## Application Information

## HA456 Architecture

The HA456 video crosspoint switch consists of 64 switches in an $8 \times 8$ grid (Figure 1). Each input is fully buffered and presents a constant input capacitance whether the input connects to one output or all eight outputs. This yields consistent input termination impedances regardless of the switch configuration. The 8 matrix outputs are followed by 8 unity gain, wideband, tristatable buffers optimized for driving $400 \Omega$ and 5 pF loads. The output disable function is useful for multiplexing two or more HA456s to create a larger input matrix (e.g., two multiplexed HA456s yield a $16 \times 8$ crosspoint).

The HA456 outputs can be disabled individually or collectively under software control. When disabled, an output enters a high-impedance state. In multichip parallel applications, the disable function prevents inactive outputs from loading lines driven by other devices. Disabling an unused output also reduces power consumption.
The HA456 outputs connect easily to two HFA1412 quad, gain-of-two buffers when $75 \Omega$ loads must be driven.

## Power-On RESET

The HA456 has an internal power-on reset (POR) circuit that disables all outputs at power-up, and presets the switch matrix so that all outputs connect to INO. In parallel mode, the desired switch state may be programmed before the outputs are enabled. In serial mode, all outputs are connected to GND each time they are enabled, so switch state programming must occur after the output is enabled.

## Digital Interface

The desired switch state can be loaded using a 7-bit parallel interface mode or 32-bit serial interface mode (see Tables 1 through 3). All actions associated with the WR line occur on its rising edge. The same is true for the LATCH line if

EDGE/ $\overline{\text { LEVEL }}=1$. Otherwise, the Slave Register updates asynchronously (while LATCH $=0$, if EDGE/LEVEL $=0$ ). WR is logically AND'ed with CE and CE to allow active high or active low chip enable.

## 7-Bit Parallel Mode

In the parallel programming mode (SER/PAR $=0$ ), the 7 control bits (A2:0 and D3:0) typically specify an output channel (A2:0) and the corresponding action to be taken (D3:0). Command codes are available to enable or disable all outputs, or individual outputs, as shown in Table 1. Each output has 4-bit Master and Slave Registers associated with it, that hold the output's currently selected input address (defined by D3:0). The input address - if applicable - is loaded into the Master Register on the rising edge of WR. If the HA456 is in level mode, and if LATCH $=0$ (asynchronous switching), then the input address flows through the transparent Slave Register, and the output immediately switches to the new input. For synchronous switching on the rising edge of LATCH, strap the HA456 for edge mode, program all the desired switch connections, and then drive an inverted pulse on the LATCH input. Note: Operations defined by commands 1011-1111 occur asynchronously on the WR rising edge, without regard for the state of LATCH or EDGE/LEVEL.

## 32-Bit Serial Mode

In the serial programming mode, all master registers are loaded with data, making it unnecessary to specify an output address (A2:0). The input data format is D3-D0, starting with OUT0 and ending with OUT7 for 32 total bits (i.e., first bit shifted in is D3 for OUT0, and 32nd bit shifted in is D0 for OUT7). Only codes 0000 through 1010 are valid serial mode commands. Code 1010 disables an individual output, while code 1001 enables it. After data is shifted into the 32-bit Master Register, it transfers to the Slave Register on the rising edge of the LATCH line (Edge mode), or when LATCH=0 (Level mode, see Figure 5).


FIGURE 1. TYPICAL CABLE DRIVING APPLICATION

TABLE 1. PARALLEL INTERFACE COMMANDS

| A2:0 | D3:0 |  |
| :--- | :---: | :--- |
| Selects <br> Output <br> Being <br> Programmed | 0000 to 0111 | Connect the input defined by D3:0 to the output selected by A2:0. Doesn't enable a disabled output. |
|  | 1000 | Connect the output selected by A2:0 to GND. Doesn't enable a disabled output. |
|  | 1011 | Asynchronously disable the single output selected by A2:0, and leave the Master Register unchanged. |
|  | 1100 | Asynchronously enable the single output selected by A2:0, and leave the Master Register unchanged. |
| Address <br> Inputs are <br> Irrelevant for <br> These <br> Functions | 1101 | Asynchronously disable all outputs, and leave the Master Register unchanged. |
|  | 1110 | Asynchronously enable all outputs, and leave the Master Register unchanged. |
|  | 1111 | Send a Software "Latch" pulse to the Slave Register to load it from the Master Register, iff, the LATCH input=1. <br> If the LATCH input=0, then this command is a NOP. The Master Register is unchanged by this command. |
|  | 1001 or 1010 | Do not use these codes in the parallel programming mode. These codes are for serial programming only. |

TABLE 2. SERIAL INTERFACE COMMANDS

| D3:0 | ACTION |
| :---: | :--- |
| 0000 to 0111 | Connect the output to the input channel defined by D3:0. Doesn't enable a disabled output. |
| 1000 | Connect the output to GND. Doesn't enable a disabled output. |
| 1001 | Enable the output and connect it to GND. The default power-up state is all outputs disabled, so use this code to enable <br> outputs after power is applied, but before programming the switch configuration. |
| 1010 | Disable the output. The output is no longer associated with any input channel; the desired input must be redefined after <br> reenabling the output. |
| 1011 to 1111 | Do not use these codes in the serial programming mode. |

TABLE 3. DEFINITION OF DATA AND ADDRESS BIT FUNCTIONS

| SER/PAR | D3 | D2 | D1 | D0 | A2:0 | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | Serial Data <br> Output | Serial Data Input | X | 32-Bit Serial Mode |
| L | H | Parallel Data <br> Input | Parallel Data <br> Input | Parallel Data <br> Input | Output <br> Address | Parallel Mode; D2:0 define the <br> command to be executed |
| L | L | Parallel Data <br> Input | Parallel Data <br> Input | Parallel Data <br> Input | Output <br> Address | Parallel Mode; D2:0 define the Input <br> Channel |

Figure 2 shows a typical application of the HA456 with HFA1412 quad, gain-of-two buffers at the outputs to drive $75 \Omega$ loads. This application shows the HA456 digital-switch control interface set up in the 7-bit parallel mode. The HA456 uses 7 data lines and 3 control lines (WR, $\overline{\mathrm{CE}}$ and LATCH).

The input/output information is presented to the chip at A2:0 and D3:0 by a parallel printer port. The data is stored in the Master Registers on the rising edge of WR. When the LATCH line goes high, the switch configuration loads into the Slave Registers, and all 8 outputs reconfigure at the same time. Each 7-bit word updates only one output at a time.

If several outputs are to be updated, the data is individually loaded into the Master Registers. Then, a single LATCH pulse can reconfigure all channels simultaneously.

An IBM compatible PC loads the programming data into the HA456 via its parallel port (LPT1) using a simple BASIC program.


NOTE: All decoupling capacitors $0.1 \mu \mathrm{~F}$ Ceramic (1 per supply pin). For lowest crosstalk connect unused pins to GND use $R_{S}$ to tune the overall output response.

FIGURE 2. TYPICAL HIGH PERFORMANCE, PARALLEL MODE APPLICATION CIRCUIT (SEE FIGURE 18)

## Waveforms



FIGURE 3. DIGITAL TIMING REQUIREMENTS

Waveforms (Continued)


FIGURE 4. PARALLEL PROGRAMMING MODE OPERATION (SER/ $\overline{\text { PAR }}=0$ )


FIGURE 5. SERIAL PROGRAMMING MODE OPERATION (SER/PAR $=1$ )

## AC Test Circuits



FIGURE 6. -3dB BANDWIDTH (NOTES 7-10)


FIGURE 8. SINGLE CHANNEL CROSSTALK (NOTES 10, 13-16)


FIGURE 7. ALL HOSTILE OFF ISOLATION (NOTES 10-12)


FIGURE 9. ALL HOSTILE CROSSTALK (NOTES 10, 15, 17-19) NOTES:
7. Program the desired input to output combination (e.g., IN7 to OUT1).
8. Enable the selected output(s).
9. Drive the selected input with $\mathrm{V}_{\mathrm{IN}}$, and measure the -3 dB frequency at the selected output ( $\mathrm{V}_{\text {OUT }}$ ).
10. Load all outputs with the desired $R_{L}$.
11. Disable all outputs.
12. Drive all inputs with $\mathrm{V}_{\text {IN }}$ and measure $\mathrm{V}_{\mathrm{OUT}}$ at any output; isolation (in dB$)=-2 \log _{10}\left(\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}\right)$.
13. Drive $\mathrm{V}_{\mathbb{I N}}$ on one input which connects to one output (e.g., IN7 to OUT7).
14. Terminate all other inputs to GND.
15. Enable all outputs.
16. Measure $\mathrm{V}_{\text {OUT }}$ at any undriven output; crosstalk (in dB) $=20 \log _{10}\left(\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}\right)$.
17. Terminate one input to GND, and connect that input to a single output (e.g., INO to OUTO).
18. Drive the other seven inputs with $\mathrm{V}_{\mathrm{IN}}$, and connect these active inputs to the remaining seven outputs.
19. Measure $\mathrm{V}_{\text {OUT }}$ at the quiescent output; crosstalk (in dB$)=20 \log _{10}\left(\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}\right)$.

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=400 \Omega$, Unless Otherwise Specified


FIGURE 10. SMALL SIGNAL PULSE RESPONSE


FIGURE 12. FREQUENCY RESPONSE


FIGURE 14. ALL HOSTILE CROSSTALK


FIGURE 11. LARGE SIGNAL PULSE RESPONSE


FIGURE 13. GAIN FLATNESS


FIGURE 15. ALL HOSTILE OFF-ISOLATION

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=400 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 16. SLEW RATE vs Vout


FIGURE 17. INPUT IMPEDANCE vs FREQUENCY


FIGURE 18. FREQUENCY RESPONSE OF HA456-HFA1412 COMBINATION (PER FIGURE 2)

## Plastic Leaded Chip Carrier Packages (PLCC)



N44.65 (JEDEC MS-018AC ISSUE A) 44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | NOTES |  |  |  |
| A | 0.165 | 0.180 | 4.20 | 4.57 | - |  |  |  |
| A1 | 0.090 | 0.120 | 2.29 | 3.04 | - |  |  |  |
| D | 0.685 | 0.695 | 17.40 | 17.65 | - |  |  |  |
| D1 | 0.650 | 0.656 | 16.51 | 16.66 | 3 |  |  |  |
| D2 | 0.291 | 0.319 | 7.40 | 8.10 | 4,5 |  |  |  |
| E | 0.685 | 0.695 | 17.40 | 17.65 | - |  |  |  |
| E1 | 0.650 | 0.656 | 16.51 | 16.66 | 3 |  |  |  |
| E2 | 0.291 | 0.319 | 7.40 | 8.10 | 4,5 |  |  |  |
| N | 44 |  |  | 44 |  |  |  | 6 |

Rev. 2 11/97

NOTES:

1. Controlling dimension: $\operatorname{INCH}$. Converted millimeter dimensions are not necessarily exact.
2. Dimensions and tolerancing per ANSI Y14.5M-1982.
3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch $(0.25 \mathrm{~mm})$ per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line.
4. To be measured at seating plane -C- contact point.
5. Centerline to be determined where center leads exit plastic body.
6. " N " is the number of terminal positions.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

